

August 2001 Revised September 2004

NC7SZ10

TinyLogic® UHS 3-Input NAND Gate

General Description

The NC7SZ10 is a single 3-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad V_{CC} operating range. The device is specified to operate over the 1.65V to 5.5V V_{CC} operating range. The inputs and output are high impedance when V_{CC} is 0V. Inputs tolerate voltages up to 7V independent of V_{CC} operating voltage.

Features

- Space saving SC70 6-lead package
- Ultra small MicroPak™ leadless package
- Ultra High Speed; t_{PD} 2.4 ns typ into 50 pF at 5V V_{CC}
- High Output Drive; ±24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V-5.5V
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ10P6X	MAA06A	Z10	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ10L6X	MAC06A	E6	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Logic Symbol



Pin Descriptions

Pin Names	Description
A, B, C	Inputs
Y	Output

Function Table

$$Y = \overline{ABC}$$


	Output		
Α	В	С	Y
Х	Х	L	Н
Х	L	Х	Н
L	Х	Х	Н
Н	Н	Н	L

H = HIGH Logic Level

L = LOW Logic Level

X = Either LOW or HIGH Logic Level

Connection Diagrams



Pin One Orientation Diagram




Pin One

AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the Top

Product Code Mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak



(Top Thru View)

 $\label{eq:total_cond} \mbox{TinyLogic@ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\tiny TM}} \mbox{ is a trademark of Fairchild Semiconductor Corporation.} \\$

Absolute Maximum Ratings(Note 1)

 $@V_{\mbox{\footnotesize IN}} < -0.5 \mbox{\footnotesize V} & -50 \mbox{\footnotesize mA} \\ @V_{\mbox{\footnotesize IN}} > 6 \mbox{\footnotesize V} & +20 \mbox{\footnotesize mA} \\ \label{eq:equation_loss}$

DC Output Diode Current (I_{OK})

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$ Junction Temperature under Bias (T_{J}) $150^{\circ}C$

Junction Lead Temperature (T_L);

(Soldering, 10 seconds) 260°C

Power Dissipation (PD) @ $+85^{\circ}$ C

SC70-5 150 mW

Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t_r, t_f)

 $\begin{array}{lll} \mbox{V}_{\mbox{CC}} \ @ \ 1.8\mbox{V}, 2.5\mbox{V} \pm 0.2\mbox{V} & 0 \ \mbox{ns/V} \ \mbox{to} \ 20 \ \mbox{ns/V} \\ \mbox{V}_{\mbox{CC}} \ @ \ 3.3\mbox{V} \pm 0.3\mbox{V} & 0 \ \mbox{ns/V} \ \mbox{to} \ 10 \ \mbox{ns/V} \\ \mbox{V}_{\mbox{CC}} \ @ \ 5.0\mbox{V} \pm 0.5\mbox{V} & 0 \ \mbox{ns/V} \ \mbox{to} \ 5 \ \mbox{ns/V} \end{array}$

Thermal Resistance (θ_{JA})

SC70-5 425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T	A = +25°	С	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Ullits		ilulions
V _{IH}	HIGH Level Input Voltage	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		V		
		2.3 to 5.5	0.70 V _{CC}			0.70 V _{CC}		V		
V _{IL}	LOW Level Input Voltage	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	V		
		2.3 to 5.5			0.30 V _{CC}		0.30 V _{CC}	V		
V _{OH}	HIGH Level Output Voltage	1.65	1.55	1.65		1.55				
		2.3	2.2	2.3		2.2			V V.	$I_{OH} = -100 \mu A$
		3.0	2.9	3.0		2.9			VIN - VIL	ΙΟΗ = -100 μΑ
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.29		V		$I_{OH} = -4 \text{ mA}$
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4				$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V _{OL}	LOW Level Output Voltage	1.65		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1		V V	I _{OL} = 100 μA
		3.0		0.0	0.1		0.1		AIN - AIH	ΙΟΣ = 100 μΑ
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24	V		$I_{OL} = 4 \text{ mA}$
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4			$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I _{IN}	Input Leakage Current	0 to 5.5			±1		±10	μΑ	$V_{IN} = 5.5V$, GND
I _{OFF}	Power Off Leakage Current	0.0			1		10	μΑ	V_{IN} or V_{Ol}	<u> </u>
I _{CC}	Quiescent Supply Current	1.65 to 5.5			2.0		20	μΑ	$V_{IN} = 5.5V$, GND


AC Electrical Characteristics

Symbol	Parameter	v _{cc}		$T_A = +25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Conditions	Figure
	i arameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t _{PLH} ,	Propagation Delay	1.8 ± 0.15	2.0	7.0	17.5	2.0	18.0			
t _{PHL}		2.5 ± 0.2	0.8	3.0	10.5	0.8	11.0	ns	$C_L = 15 pF$,	Figures
		3.3 ± 0.3	0.5	2.4	7.5	0.5	8.0	115	$R_L = 1 M\Omega$	1, 3
		5.0 ± 0.5	0.5	2.0	5.5	0.5	6.0			
t _{PLH} ,	Propagation Delay	3.3 ± 0.3	1.5	2.9	8.5	1.5	9.0	ns	$C_L = 50 \text{ pF},$	Figures
t_{PHL}		5.0 ± 0.5	0.8	2.4	7.5	0.8	8.0	115	$R_L = 500\Omega$	1, 3
C _{IN}	Input Capacitance	0		4				pF		
C _{PD}	Power Dissipation Capacitance	3.3		24				pF	(Note 3)	Figure 2
		5.0		30				ы	(Note 3)	i igui e z

Note 3: C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:

I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) +(I_{CC}static).


AC Loading and Waveforms



C_L includes load and stray capacitance

Input PRR = 1.0 MHz; $t_w = 500 \text{ ns}$

FIGURE 1. AC Test Circuit



 $Input = AC \ Waveform; \ t_r = t_f = 1.8 \ ns;$

PRR = 10 MHz; Duty Cycle = 50%

FIGURE 2. I_{CCD} Test Circuit





FIGURE 3. AC Waveforms


Tape and Reel Specification


Tape Format for SC70

Tape Format for 3C	10				
Package	Таре	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
P6X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	

TAPE DIMENSIONS inches (millimeters)








BEND RADIUS NOT TO SCALE


Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
		(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)

Tape and Reel Specification (Continued)


Tape Format for MicroPak

Package	Tape	Number	Cavity	Cover Tape	
Designator	Section	Cavities	Status	Status	
	Leader (Start End)	125 (typ)	Empty	Sealed	
L6X	Carrier	5000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	






SCALE:10X




REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
8 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

Physical Dimensions inches (millimeters) unless otherwise noted




NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

MAA06ARevC

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com